

Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d



## MOSFET Maximum Ratings T<sub>C</sub> = 25 °C unless otherwise noted.

| Symbol                            | Paramete                                         | er                     |           | Ratings     | Units |  |
|-----------------------------------|--------------------------------------------------|------------------------|-----------|-------------|-------|--|
| V <sub>DS</sub>                   | Drain to Source Voltage                          |                        |           | 100         | V     |  |
| V <sub>GS</sub>                   | Gate to Source Voltage                           |                        |           | ±20         | V     |  |
|                                   | Drain Current -Continuous                        | T <sub>C</sub> = 25°C  | (Note 5)  | 210         |       |  |
| I <sub>D</sub>                    | -Continuous                                      | T <sub>C</sub> = 100°C | (Note 5)  | 150         | Α     |  |
|                                   | -Pulsed                                          |                        | (Note 4)  | 910         |       |  |
| E <sub>AS</sub>                   | Single Pulse Avalanche Energy                    |                        | (Note 3)  | 821         | mJ    |  |
| D                                 | Power Dissipation                                | T <sub>C</sub> = 25°C  |           | 300         | W     |  |
| P <sub>D</sub>                    | Power Dissipation                                | T <sub>A</sub> = 25°C  | (Note 1a) | 3.5         | vv    |  |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage Junction Temperature Range |                        |           | -55 to +175 | °C    |  |
| Thermal Ch                        | naracteristics                                   |                        |           |             |       |  |
| $R_{\theta JC}$                   | Thermal Resistance, Junction to Case             |                        | (Note 1)  | 0.5         | °000  |  |

| $R_{\theta JC}$ | Thermal Resistance, Junction to Case    | (Note 1)  | 0.5 | °C/W |
|-----------------|-----------------------------------------|-----------|-----|------|
| $R_{\thetaJA}$  | Thermal Resistance, Junction to Ambient | (Note 1a) | 43  | 0/11 |

## Package Marking and Ordering Information

| Device Marking | Device       | Package | Reel Size | Tape Width | Quantity |
|----------------|--------------|---------|-----------|------------|----------|
| FDBL0240N100   | FDBL0240N100 | MO-299A | -         | -          | -        |

| D                |
|------------------|
| )BL024(          |
| Ē                |
| 0                |
| 24               |
| Б                |
| Ζ                |
| -                |
| 2                |
| 2                |
| Ļ                |
| Ò                |
| 5                |
| han              |
| 1                |
| 10N100 N-Channel |
|                  |
| I PowerTrench    |
| Ş                |
| Š                |
| ۳.               |
| É                |
| Ģ                |
| Ľ,               |
| <u>C</u>         |
| ھ                |
| _                |
| MOSFE            |
| õ                |
| ŝ                |
| ÷.               |
| <u> </u>         |
| -                |

| Symbol                                 | Parameter                                                   | Test Condition                                             | ons                  | Min. | Тур. | Max. | Units |
|----------------------------------------|-------------------------------------------------------------|------------------------------------------------------------|----------------------|------|------|------|-------|
| Off Chara                              | octeristics                                                 |                                                            |                      |      |      |      |       |
| BV <sub>DSS</sub>                      | Drain to Source Breakdown Voltage                           | I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V             | /                    | 100  |      |      | V     |
| $\frac{\Delta BV_{DSS}}{\Delta T_J}$   | Breakdown Voltage Temperature<br>Coefficient                | I <sub>D</sub> = 250 μA, reference                         |                      |      | 58   |      | mV/°C |
| IDSS                                   | Zero Gate Voltage Drain Current                             | V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V              | 1                    |      |      | 1    | μA    |
| I <sub>GSS</sub>                       | Gate to Source Leakage Current                              | $V_{GS}$ = ±20 V, $V_{DS}$ = 0                             | V                    |      |      | ±100 | nA    |
| On Chara                               | cteristics                                                  |                                                            |                      |      |      |      |       |
| V <sub>GS(th)</sub>                    | Gate to Source Threshold Voltage                            | V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μ | A                    | 2    | 2.9  | 4    | V     |
| r <sub>DS(on)</sub>                    | Static Drain to Source On Resistance                        | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 80 A              |                      |      | 2.2  | 2.8  | mΩ    |
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$ | Gate to Source Threshold Voltage<br>Temperature Coefficient | $I_D = 250 \ \mu A$ , reference                            | d to 25 °C           |      | -13  |      | mV/°C |
| 9 <sub>FS</sub>                        | Forward Transconductance                                    | V <sub>DS</sub> = 10 V, Id = 80 A                          |                      |      | 162  |      | S     |
| C <sub>iss</sub>                       | Characteristics Input Capacitance                           |                                                            |                      |      | 5835 | 8755 | pF    |
| Ciss                                   | Input Capacitance                                           |                                                            |                      |      | 5835 | 8755 | pF    |
| C <sub>oss</sub>                       | Output Capacitance                                          | = f = 1 MHz                                                | ,                    |      | 1235 | 1855 | pF    |
| C <sub>rss</sub>                       | Reverse Transfer Capacitance                                | V <sub>GS</sub> = 0.5V, f = 1MHz                           |                      |      | 41   | 65   | pF    |
| R <sub>g</sub>                         | Gate Resistance                                             |                                                            |                      |      | 2.5  |      | Ω     |
| Switching                              | g Characteristics                                           |                                                            |                      |      |      |      |       |
| t <sub>d(on)</sub>                     | Turn-On Delay Time                                          |                                                            |                      |      | 26   | 42   | ns    |
| t <sub>r</sub>                         | Rise Time                                                   | V <sub>DD</sub> = 50 V, I <sub>D</sub> = 80 A,             | F                    |      | 32   | 51   | ns    |
| t <sub>d(off)</sub>                    | Turn-Off Delay Time                                         | V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6               | Ω                    |      | 44   | 70   | ns    |
| t <sub>f</sub>                         | Fall Time                                                   |                                                            | F                    |      | 17   | 30   | ns    |
| Q <sub>q(TOT)</sub>                    | Total Gate Charge                                           | V <sub>GS</sub> = 0 to 10 V                                |                      |      | 79   | 111  | nC    |
| Q <sub>g(th)</sub>                     | Threshold Gate Charge                                       |                                                            | <sub>D</sub> = 50 V, |      | 11   | 15   | nC    |
| Q <sub>gs</sub>                        | Gate to Source Gate Charge                                  |                                                            | = 80 A               |      | 27   |      | nC    |
| Q <sub>qd</sub>                        | Gate to Drain "Miller" Charge                               |                                                            |                      |      | 16   |      | nC    |
| <u>u</u>                               | urce Diode Characteristics                                  | <b>,</b>                                                   | 1                    |      | 1    | 1    | 1     |
|                                        | Maximum Continuous Drain to Source Di                       | ode Forward Current                                        |                      | -    | -    | 210  | А     |
| I <sub>SM</sub>                        | Maximum Pulsed Drain to Source Diode                        |                                                            |                      | -    | -    | 910  | A     |
|                                        |                                                             |                                                            | (Nista O)            |      | 0.0  | 1.0  |       |

| 'S              | Maximum Continuous Drain to Cource Dio |                                                      | _  | _   | 210 | ~  |
|-----------------|----------------------------------------|------------------------------------------------------|----|-----|-----|----|
| I <sub>SM</sub> | Maximum Pulsed Drain to Source Diode F | Maximum Pulsed Drain to Source Diode Forward Current |    | -   | 910 | Α  |
| V.              | Source to Drain Diode, Forward Voltage | $V_{GS} = 0 V, I_S = 80 A$ (Note                     | 2) | 0.8 | 1.3 | V  |
| V <sub>SD</sub> |                                        | $V_{GS} = 0 V, I_S = 40 A$ (Note                     | 2) | 0.8 | 1.2 |    |
| t <sub>rr</sub> | Reverse Recovery Time                  |                                                      |    | 82  | 131 | ns |
| Q <sub>rr</sub> | Reverse Recovery Charge                | $I_{\rm F} = 80$ A, di/dt = 100 A/µs                 |    | 151 | 242 | nC |
|                 |                                        |                                                      |    |     |     |    |

Notes: 1.  $R_{\theta,JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta,JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.

a) 43 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.


2. Pulse Test: Pulse Width < 300  $\mu s,$  Duty cycle < 2.0 %.

3.  $E_{AS}$  of 821 mJ is based on starting  $T_J$  = 25 °C, L = 0.3 mH,  $I_{AS}$  = 74 A,  $V_{DD}$  = 90 V,  $V_{GS}$  = 10 V. 100% test at L = 0.1 mH,  $I_{AS}$  = 106 A.


4. Pulsed Id please refer to Figure "Forward Bias Safe Operating Area" for more details.

Electrical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted.


5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.




FDBL0240N100 N-Channel PowerTrench<sup>®</sup> MOSFET



FDBL0240N100 N-Channel PowerTrench<sup>®</sup> MOSFET





ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC